Communication Locality Analysis of Triplet-Based Hierarchical Interconnection Network in Chip Multiprocessor

نویسندگان

  • Shahnawaz Talpur
  • Feng Shi
  • Yizhuo Wang
چکیده

Interconnection topology inside chip multiprocessor acts as fundamental role in communication locality. Considering compiler optimization data locality has been an inmost hypothesis in the high performance computing. Conversely, data locality sphere has several troubles when its degree of dimension is two or higher. In mesh network of two dimensions, each core is connected with its four neighbors. The data locality can potentially be exploited in two dimensions considering the specified processor’s perspective. A TripletBased Hierarchical Interconnection Network (TBHIN) has straightforward topology and fractal attribute for chip multiprocessor. In this paper, a static (no contention) performance analysis of TBHIN and 2-D mesh is presented, based on the premise of locality in communication. The dynamic (contention) software simulation of TBHIN shows that the stronger the locality in communication, the lower the delay of the communication.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Computationally efficient locality-aware interconnection topology for multi-processor system-on-chip (MP-SoC)

This paper evaluates the Triplet Based Architecture, TriBA – a new idea in chip multiprocessor architectures and a class of Direct Interconnection Network (DIN). TriBA consists of a 2D grid of small, programmable processing units, each physically connected to its three neighbors so that advantageous features of group locality can be fully and efficiently utilized. Any communication model can be...

متن کامل

Triplet-based Topology for On-chip Networks

Most CMPs use on-chip network to connect cores and tend to integrate more simple cores on a single die. As the number of cores increases, on-chip network will play an important role in the performance of future CMPs. Due to the tradeoff between the performance and area constraint in on-chip network designs, we propose the use of triplet-based topology in on-chip interconnection networks and dem...

متن کامل

Performance Analysis of a New Neural Network for Routing in Mesh Interconnection Networks

Routing is one of the basic parts of a message passing multiprocessor system. The routing procedure has a great impact on the efficiency of a system. Neural algorithms that are currently in use for computer networks require a large number of neurons. If a specific topology of a multiprocessor network is considered, the number of neurons can be reduced. In this paper a new recurrent neural ne...

متن کامل

Mathematical Model of Energy Consumption of A Hierarchical Shared Bus Interconnection Communication Network of an On-Chip Multiprocessor

Energy consumption is one of the performance issues in multiprocessor design. Apart from being critical for power critical systems, it determines the amount of heat dissipates by the system. That is, as the energy consumption rate reduces heat dissipation reduces. Many research efforts had gone into the different design schemes for reducing multiprocessors’ energy consumption. However, it has b...

متن کامل

Hierarchical Interconnection Networks for Multicomputer Systems

Multicomputer systems are distributed-memory The Cosmic Cube [25], the Finite Element Machine [20], the NCUBE/ten [13], and the Transputer system [30] are examples of multicomputer systems. The Butterfly Parallel Proces-'Or [513 the NYU U1tracomputer [l and the CEDAR system 191 are examples of multiprocessor systems. The IBM RP3 [23] is an example of a hybrid form. This system encompasses both ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2012